JPH0256699B2 - - Google Patents

Info

Publication number
JPH0256699B2
JPH0256699B2 JP5988883A JP5988883A JPH0256699B2 JP H0256699 B2 JPH0256699 B2 JP H0256699B2 JP 5988883 A JP5988883 A JP 5988883A JP 5988883 A JP5988883 A JP 5988883A JP H0256699 B2 JPH0256699 B2 JP H0256699B2
Authority
JP
Japan
Prior art keywords
module
bus
interrupt
arbiter
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP5988883A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59762A (ja
Inventor
Pii Efu Binsento Jiofurei
Kei Deii Inguushimonzu Nikorasu
Makugurasu Jon
Shii Konratsudo Maabin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of JPS59762A publication Critical patent/JPS59762A/ja
Publication of JPH0256699B2 publication Critical patent/JPH0256699B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
JP5988883A 1982-04-05 1983-04-05 デイジタル・プロセツサ・システム Granted JPS59762A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US36572882A 1982-04-05 1982-04-05
US365728 1982-04-05
US365813 1982-04-05

Publications (2)

Publication Number Publication Date
JPS59762A JPS59762A (ja) 1984-01-05
JPH0256699B2 true JPH0256699B2 (en]) 1990-11-30

Family

ID=23440103

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5988883A Granted JPS59762A (ja) 1982-04-05 1983-04-05 デイジタル・プロセツサ・システム

Country Status (1)

Country Link
JP (1) JPS59762A (en])

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2022038838A1 (ja) 2020-08-20 2022-02-24 株式会社島津製作所 検査装置および検査方法
WO2022038839A1 (ja) 2020-08-20 2022-02-24 株式会社島津製作所 検査装置および導電率計

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS623609A (ja) * 1985-06-28 1987-01-09 Fuji Photo Optical Co Ltd 測距装置
JPH01295109A (ja) * 1988-05-23 1989-11-28 Mitsubishi Electric Corp 光学式変位測定装置
US5221955A (en) * 1991-08-29 1993-06-22 Olympus Optical Co., Ltd. Distance measuring apparatus for camera
JP3604233B2 (ja) * 1996-05-24 2004-12-22 株式会社日本マイクロニクス 検査用ヘッド
US7413099B2 (en) 2001-06-08 2008-08-19 Shin-Etsu Polymer Co., Ltd. Sealing element with a protruding part approximately obliquely outward and a hermetic container using the same
DE102017209996B4 (de) 2017-06-14 2022-08-18 Bayerische Motoren Werke Aktiengesellschaft Kraftfahrzeugabgasreinigungseinrichtung mit einem mittels Reinigungselementmotor drehbarem Reinigungselement

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2022038838A1 (ja) 2020-08-20 2022-02-24 株式会社島津製作所 検査装置および検査方法
WO2022038839A1 (ja) 2020-08-20 2022-02-24 株式会社島津製作所 検査装置および導電率計

Also Published As

Publication number Publication date
JPS59762A (ja) 1984-01-05

Similar Documents

Publication Publication Date Title
US4562535A (en) Self-configuring digital processor system with global system
US4633392A (en) Self-configuring digital processor system with logical arbiter
US4660141A (en) Self configuring computer network with automatic bus exchange of module identification numbers and processor assigned module numbers
US4635192A (en) Self configuring bus structure for computer network
US6014729A (en) Shared memory arbitration apparatus and method
US4622633A (en) Object building method for self configuring computer network
US7533210B2 (en) Virtual communication interfaces for a micro-controller
US7676618B2 (en) Controlling resource transfers in a logically partitioned computer system
KR102679562B1 (ko) 시스템 온 칩(SoC) 에이전트 리셋 및 전력 관리를 위한 프로토콜 레벨 제어
JP3382631B2 (ja) コンピュータ・ネットワーク・システム
US4720784A (en) Multicomputer network
EP0184657A2 (en) Multicomputer digital processing system
US20050076107A1 (en) Virtual management controller to coordinate processing blade management in a blade server environment
US7085862B2 (en) Apparatus and method for controlling resource transfers in a logically partitioned computer system by placing a resource in a power on reset state when transferring the resource to a logical partition
US5937200A (en) Using firmware to enhance the functionality of a controller
US7783807B2 (en) Controlling resource transfers in a logically partitioned computer system
WO2003044666A2 (en) A common boot environment for a modular server system
JPH0256699B2 (en])
US6430640B1 (en) Self-arbitrating, self-granting resource access
JPS6237428B2 (en])
AU2004215948B2 (en) System and method for configuring and deploying input/output cards in a communications environment
GB2144892A (en) Multi-processor office system complex
JPH07200494A (ja) 分散制御方式
JPH1125036A (ja) 調停システム、およびアクセスを調停する方法
JP4097847B2 (ja) バス・ブリッジのアービトレーション方法